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Abstract: Cascaded multilevel inverter (CMI) is one type of common inverters in industrial 14 
applications. This type of inverter can be synthesized either as a symmetric configuration with 15 
several identical H-bridge (HB) cells or as an asymmetric configuration with non-identical HB cells. 16 
In PV applications with the CMI, the PV modules can be used to replace the isolated dc sources; 17 
however, this brings inter-module leakage currents. To tackle the issue, the single-source CMI is 18 
preferred. Furthermore, in a grid-tied PV system, the main constraint is the capacitive leakage 19 
current. This problem can be addressed by providing a common ground, which is shared by PV 20 
modules and the ac grid. This paper thus proposes a topology that fulfills the mentioned 21 
requirements and thus it is a promising inverter in wide industrial area such as PV applications. 22 
The proposed CMI topology also features high boosting capability, fault current limiting, and 23 
transformerless configuration. To demonstrate the capabilities of this CMI, simulations and 24 
experimental results are provided. 25 
Keywords: Cascaded multilevel inverter; Photovoltaic; Leakage current;  26 
1. Introduction 27 
Multilevel inverters (MIs) are attractive devices in many industrial applications. These devices 28 
can reduce the Total Harmonic Distortion (THD), Electromagnetic interference (EMI), dv/dt, 29 
switching frequency and voltage stress. One of the most regarded applications of MIs is PV 30 
application. The neutral point clamped converter (NPC) and CMI are two types of multilevel 31 
inverters, which are popular in PV applications [1-2]. Between the two topologies, the CMI stands 32 
out for its modularity and high magnitude of the output voltage. However, this topology requires 33 
several isolated dc sources. This drawback not only calls for a complex control system, but also it 34 
gives rise to inter module leakage currents in grid-tied PV applications. The inter-module leakage 35 
currents are resulted from differential-mode voltage (DMV) and common mode voltage CMV 36 
variations. In order to tackle the issue, several topologies are suggested in the literature [3-5]. One 37 
solution is using only one dc-source along with some passive components. Single-source CMIs are 38 
categorized into three types. i) Topologies which use low frequency transformers instead of several 39 
isolated dc sources. These topologies are referred to as cascaded transformers multilevel inverters 40 
(CTMIs) [6-9]. ii) Topologies which provide the isolated dc sources by adopting a high-frequency 41 
link and a single dc-source (HFLMI) [10, 11]. iii) Switched-capacitor (SC) based cascaded multilevel 42 
inverter (SC-CMI) [12-13]. The main advantage of CTMIs is their ability to provide galvanic isolation 43 
between the dc source and the load/grid. This is also the case when applying HFLMIs in PV 44 
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applications, where the leakage current issue is addressed. On the contrary, CTMIs need several 45 
bulky and inefficient transformers. Although the transformer size in HFLMIs is reduced due to the 46 
use of a high frequency link, many rectifiers are required to convert the isolated high frequency 47 
voltages to the desired dc voltages. Thus, the reliability decreases and the cost increase in this 48 
topology. Alternatively, SC-CMIs employ several capacitors instead of the isolated dc sources. 49 
Therefore, the SC-CMI topologies have a compact size and lower cost. However, these kinds of 50 
multilevel inverters lack galvanic isolation. 51 
Moreover, many attempts have been made to use isolated PV arrays as the isolated dc sources 52 
in grid-tied CMIs [14]. However, as illustrated in [15], the main constraint of these configurations is 53 
the capacitive leakage currents between the HB cells and grid. Even using an interfacing transformer 54 
cannot address the mentioned problem, because inter-module leakage currents appear and circulate 55 
between the cascaded HB cells. In [15], the mentioned problem was addressed by equipping each 56 
HB cell with additional ac and dc side filters. Apart from limiting various leakage currents, these 57 
filters are deemed to eliminate the EMI; however, equipping each cell with several filters increases 58 
the volume and cost of the inverter. In [16], several level-double networks (LDN) are used as the 59 
auxiliary blocks to enhance the quality of the output voltage. This topology can also offer a common 60 
ground between the PV module and the grid, which results in the elimination of the leakage current. 61 
Although the suggested topology can eliminate the leakage current in PV applications, balancing of 62 
the capacitor voltage in the auxiliary cell is challenging. In another attempt, a two-stage inverter was 63 
suggested in [17], which can be regarded as a combination of the H5 and HERIC topologies. When 64 
the output voltage is higher than the grid voltage, the inverter operates in the H5 mode; when the dc 65 
link voltage decreases, the inverter is switched to the two-stage HERIC mode. This inverter can 66 
properly deal with voltage variation. However, it uses a complicated structure and control 67 
approach. Moreover a charge pump circuit was employed to eliminate the leakage in [18]. The 68 
topology is simple and compact, but it imposes a non-continuous current to the input side. Notably, 69 
in [19] a comprehensives study was conducted to investigate the state-of-the-art inverters for 70 
grid-tied PV applications.  71 
In light of the above, a single-source asymmetric CMI is proposed in this paper, which provides 72 
a common ground for ac and dc sides. This topology uses capacitors instead of the isolated dc 73 
sources in the HB cells. Each capacitor is independently charged through a charging switch. Since 74 
there is a common ground for ac and dc sides, the common mode voltage is zero; hence, this 75 
topology can totally eliminate the leakage current in grid-tied PV applications. Another merit of the 76 
proposed topology is the capability to boost the input dc voltage; this is also an advantage in many 77 
applications such as grid-tied transformerless PV and fuel cell systems. In addition to the mentioned 78 
features, the three-phase configuration of the proposed topology draws a continuous input current, 79 
which makes it feasible in battery, un-interruptible power supply, and PV applications. The 80 
proposed topology can exchange reactive power with the load and the grid as well. Furthermore, it 81 
can smoothly charge the capacitors, facilitate the protection, and avoid bulky and expensive 82 
transformers in the grid-tied mode. As mentioned, the main issue of the conventional CMI in PV 83 
applications is the inter-module leakage currents. However, the proposed topology can address this 84 
problem properly and effectively. Compared to the transformer-based single-source multilevel 85 
inverters, the proposed topology is smaller in size, lower in cost, and higher in efficiency. 86 
Additionally, considering that the SC-based single-source MIs mostly suffer from inrush currents, 87 
the proposed topology is however, an inrush-current free CMI, being a promising converter in many 88 
industrial applications.    89 
The rest of the paper is organized as follows: In section 2, the structure and operation principle 90 
of the proposed topology are illustrated. In Section 3, the proposed MI is compared with 91 
state-of-the-art MI topology. In section 4 the performance of the proposed topology in off-grid and 92 
grid-tied modes is investigated through simulations. Experimental tests are provided in Section 5, 93 
where a fifteen-level 0.55 kVA prototype is adopted to demonstrate the off-grid performance of the 94 
proposed topology. Moreover, a seven-level 1.5 kVA prototype is used to extract the grid-tied 95 
results. Finally, the overall work is concluded in Section 6. 96 
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2. Proposed Topology and Operation Principle  97 
2.1. Conventional CMI in PV Systems 98 
Many solutions are presented in the literature to improve the performance of the CMIs in PV 99 
systems. The main problem arises due to the parasitic capacitor in each HB cell that brings 100 
inter-module leakage currents [20-21]. These circulating currents cause power loss, EMI, and safety 101 
problems [15]. Figures 1(a) and (b) show a grid-tied PV system with a three-cell CMI, and equivalent 102 
circuit of the CMV, DMV and leakage currents, respectively.   103 
1pvC 2pvC 3pvC
3PV2PV1PV
fL
1CMI 2CMI 3CMI
Grid
 
Cpv2
3DMV0.53DMV0.5
3
C
M
V
Cpv1
1DMV0.51DMV0.5
1
C
M
V
Cpv2
2DMV0.52DMV0.5
2
C
M
V
Lf
2CMI3CMI 1CMI
line_CMI
 
(a) (b) 
Figure. 1. Conventional CMI-based PV system: (a) a three-cell grid-tied CMI; (b) equivalent circuit to 
illustrate the CMV, DMV and inter-module currents. 
2.2. General Structure of the Proposed Topology 104 
The proposed topology is synthesized with two parts, namely the main and charging parts. The 105 
main part is the conventional asymmetric CMI, in which the isolated dc sources are replaced with 106 
capacitors (C1, C2, …, Cn). The charging part is composed of a single dc source (e.g. a PV string, 107 
fuel-cell, and batteries), a charging inductor, a freewheeling diode and charging switches (Sc1, Sc2, …, 108 
Scn). The general grid-tied configuration of the proposed topology (a configuration with n HB cells) is 109 
depicted in figure 2. Where the main part is colored in black, the charging part is in blue. 110 
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Figure. 2. General configuration of the proposed topology in grid-tied PV applications. 
As mentioned, the most undesirable phenomenon in an SC-based converter is the inrush 111 
currents that emerge in the charging stage of the capacitors. This phenomenon can adversely affect 112 
the charging switches and capacitors. In order to limit these currents, a charging inductor (Lch) is 113 
connected in series with the dc source, as shown in figure 2. This inductor can effectively limit the 114 
inrush currents. On the contrary, the mentioned inductor can cause voltage spikes and commutation 115 
problems in the charging switches. To avoid this and alleviate the EMI, the size of the charging 116 
inductor (Lch) can be obtained as 117 
𝐿𝑐ℎ =
1
(4𝜋𝑓)2𝐶𝑛
         (1) 118 
where f and Cn are the output voltage frequency and equivalent capacitance of the capacitors. 119 
It should be noted that a larger inductor can be used to further reduce the inrush currents. 120 
However, it can increase the cost and volume of the inverter. A large inductor can also cause 121 
overvoltage across the capacitors. To avoid this, as shown in figure 2, a freewheeling diode (Df) is 122 
connected in parallel with the inductor.   123 
In order to illustrate the operation principle of the proposed topology, a fifteen-level 124 
configuration, which is depicted in figure 3, is exemplified. Table 1 shows the switching pattern for 125 
Mathematics 2020, 8, x FOR PEER REVIEW 4 of 17 
 
each level and different states of the capacitors. It should be mentioned that in table 1, “on” and “off” 126 
states of the switches are indicated by “1” and “0”. The capacitors in the proposed topology 127 
experience three states namely the charging, discharging, and floating states. In table 1, “C”, “D”, 128 
and “F” denote the charging, discharging, and floating states of the capacitors. In addition, since the 129 
upper switches of the main part (S11, S31, S12, S32, S13, and S33) have complementary states with the 130 
lower switches (S21, S41, S22, S42, S23, and S43), only the states of the upper switches are indicated in table 131 
1 for simplicity. 132 
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Figure. 3. A fifteen-level configuration of the proposed topology. 
To clarify, the equivalent circuits of the voltage levels are provided. Due to the page limit, only 133 
the positive voltage levels are demonstrated in figure 4. The negative levels can be found referring to 134 
table 1. In figure 4, the charging paths, the capacitors under charge and the load current paths are in 135 
red, blue, and dark blue, respectively.  136 
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Figure. 4. Charging and load current paths: (a) to (h) zero to seventh voltage-levels of the topology in figure 3, 
respectively, where the PV module is replaced with a dc source for clarity. 
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 137 
Table. 1. Operation states of components shown in figure 6. 
L
ev
el
s Main 
switches 
Charging 
switches 
Capacitors 
Vout 
S11,S31,S12 
S32 S13,S33 
Sc1, Sc2, Sc2 C1,C2,C3 
7 010101 100 C,D,D 7Vdc 
6 000101 100 C,D,D 6Vdc 
5 100101 010 D,C,D 5Vdc 
4 000001 100 C,D,D 4Vdc 
3 100001 010 D,C,D 3Vdc 
2 001001 100 C,D,D 2Vdc 
1 101001 001 D,DC 1Vdc 
0 000000 100 C,F,F 0 
-1 100000 010 D,C,D -1Vdc 
-2 001000 100 C,D,D -2Vdc 
-3 101000 001 D,D,C -3Vdc 
-4 000010 100 C,F,D -4Vdc 
-5 100010 010 D,C,D -5Vdc 
-6 001010 100 C,D,D -6Vdc 
-7 101010 000 D,D,D -7Vdc 
 138 
2.3. Three-Phase Configuration 139 
Continuity of the input current in many applications is of high importance. A continuous input 140 
current can facilitate the maximum power point tracking (MPPT) process in PV applications and 141 
prolong battery life span in storage systems. Referring to table 1, it can be seen that a single-phase 142 
configuration of the proposed topology cannot guarantee a continuous input current because there 143 
is no possibility to connect the dc source to any of the capacitors when realizing the highest negative 144 
voltage level (this is the case for a configuration with any number of voltage-levels). Since the input 145 
current is only interrupted in the highest negative voltage level, which is a short interval, this 146 
problem will not exist in a three-phase configuration. In such a configuration, when the input 147 
current is interrupted in one phase, there are always two paths in the other two phases for the 148 
current to flow. Figure 5 depicts the general three-phase configuration of the proposed topology. It is 149 
worth mentioning that in the three-phase configuration, the CMV is reduced but not totally 150 
eliminated. Thus in a grid-tied PV application with the three-phase configuration, a limited leakage 151 
current is achieved. However, the inter-module leakage currents are totally cancelled out in this 152 
configuration.   153 
AV
BV
CV
 154 
Figure 5. General three-phase configuration of the proposed topology. 155 
2.4. Component design 156 
Referring to figure 4 and table 1, it is seen that during one cycle, the lower the dc voltage an HB 157 
cell contains, the longer time it resides in the charging mode. For example, as shown in table 1, the 158 
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first HB cell, which contains 1 pu voltage, resides in the charging mode for eight times. The number 159 
of being in the charging mode for the second and third HB cells is four and two, respectively. Thus, 160 
in an l-level structure, the number of being in the charging state for the nth HB cell is calculated as 161 
𝑁𝑐ℎ𝑛 = 2
ln⁡(𝑙+1)
𝑙𝑛2
−𝑛        (2) 162 
In respect to this, an HB cell with a higher dc voltage will provides the load current for a longer 163 
time than others. Therefore, it experiences the highest voltage ripple. The highest voltage ripple of 164 
the nth HB cell (∆𝑣𝑛) is given as    165 
{
∆𝑣𝑛 =
𝐼𝑚∆𝑡𝑛
𝐶𝑛
⁡⁡⁡⁡⁡⁡⁡⁡⁡⁡⁡⁡⁡⁡⁡⁡
∆𝑡𝑛 = 𝑇(𝑙 − 𝑁𝑐ℎ𝑛)
       (3) 166 
where Im, T, and Cn are the maximum value of the load current, time duration of a cycle, and 167 
capacitance of the nth capacitor, respectively. This equation can be used to select a proper capacitor 168 
for the nth HB cell.  169 
Considering Fig. 2, the equivalent circuit of the capacitor experiencing the highest voltage 170 
ripple (Cn) is shown in Fig. 6. Taking the parameters indicated in Fig. 6 into account, the 171 
instantaneous voltage in the nth capacitor and the voltage of the mentioned capacitor at the end of a 172 
half cycle are, respectively given as 173 
 𝑣𝑐𝑛(𝑡) = (2
𝑛−1)𝑣𝑑𝑐
−𝑡
𝑅𝐶𝑛       (4) 174 
𝑣𝑐𝑛(𝑇𝑑) = (2
𝑛−1)𝑣𝑑𝑐
−𝑇𝑑
𝑅𝐶𝑛       (5) 175 
The maximum voltage ripple in the nth capacitor can be given as 176 
∆𝑣𝑐𝑛 = 𝑓𝑇𝑑((2
𝑛−1)𝑣𝑑𝑐 − 𝑣𝑐𝑛(𝑇𝑑)) = 𝑓𝑇𝑑(2
𝑛−1)𝑣𝑑𝑐(1 − 𝑒
−𝑇𝑑
𝑅𝐶𝑛)    (6) 177 
 178 
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Fig. 6. Equivalent circuit and discharging diagram of a capacitor in an HB cell. 
 179 
As it is an asymmetric topology, the HB cells in the proposed topology include different dc 180 
voltage values. Considering vdc as the input voltage, the voltage across the nth cell is given as 181 
 𝑉𝑐𝑛 = 2
𝑛−1𝑣𝑑𝑐          (7) 182 
The voltage stress on the main and charging switches in the nth HB cell is equal to the voltage of 183 
capacitor in that HB cell. 184 
 The peak output voltage of an n-cell configuration is given as 185 
 𝑣𝑚 = 𝑣𝑑𝑐 ∑ 2
𝑘−1𝑛
𝑘=1         (8) 186 
 The number of switches of an l-level configuration of the proposed and conventional 187 
asymmetric CMI topologies is, respectively, indicated as  188 
 𝑁𝑠𝑤
𝑃 5ln⁡(
𝑙+1
2
)
𝑙𝑛2
         (9) 189 
 𝑁𝑠𝑤
𝐶 4ln⁡(
𝑙+1
2
)
𝑙𝑛2
         (10) 190 
This implies that the proposed topology requires one extra switch in each cell (one charging 191 
switch for each cell). 192 
The total voltage stresses of the switches in the proposed and the conventional asymmetric CMI 193 
topologies are, respectively, indicated as  194 
  𝑇𝑉𝑆𝑝 =
5𝑣𝑑𝑐
𝑁𝑠𝑤
𝑃 ∑ 2
𝑘−1𝑁𝑠𝑤
𝑝
5⁄
𝑘=1         (11) 195 
  𝑇𝑉𝑆𝑐 =
4𝑣𝑑𝑐
𝑁𝑠𝑤
𝑐 ∑ 2
𝑘−1𝑁𝑠𝑤
𝑐 4⁄
𝑘=1         (12) 196 
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Implying that the voltage stresses of the switches in both topologies are the same. 197 
3. Benchmarking With Prior-Art Inverters 198 
Several efforts have been done to make the CMI compatible with grid-tied PV applications. The 199 
main difficulties with the CMI in PV applications are the leakage current and complicated MPPT 200 
[14]. Single-source CMIs facilitate the MPPT, but the leakage current problem remains. A 201 
transformer can solve the problem, however, transformers are not recommended in grid-tied PV 202 
applications due to extra power losses and additional costs. Therefore, as stated previously the 203 
SC-based CMI can fulfill many requirements. The state-of-the-art PV MI topologies are compared 204 
with the proposed MI topology in this section to assess its pros and cons. Table 2 lists the main 205 
features of the considered MI topologies.  206 
In table, Nsw, Nd, Nc, G, and TSV are the number of switches, diodes, capacitors, voltage gain, and 207 
the total voltage standing of the switches. The TSV is calculated as  208 
 𝑇𝑆𝑉 =
∑ 𝑉𝑠𝑤𝑛+∑ 𝑉𝑠𝑑𝑛
𝑛=𝑘
𝑛=0
𝑛=𝑘
𝑛=0
𝑉𝑜𝑢𝑡
       (12) 209 
Table 2. Comparison 
Topology Nsw Nd Nc G TSV 
Coupled 
inductor 
Leakage current limiting 
[22] 14 0 2 3 4.67 no no 
[23] 12 - 2 2 5.5 no no 
[24] 10 - 2 0.5 8 yes yes 
[25] 8 3 3 4 5.75 no no 
[26] 12 - 3 4 5.25 no no 
[27] 9 - 2 2 5.5 no no 
[28] 11 - 3 2 5 no no 
[29] 8 4 4 2 6 no no 
[Proposed] 10 0 2 3 5 no yes 
The proposed topology and the topology in [29] can be scaled up to obtain higher voltage gains 210 
and levels. However, this is not the case for the other topologies. Since the proposed MI topology is 211 
common-ground-type inverter and the topology in [24] is a mid-point-grounded topology, these two 212 
topologies can limit the leakage current in grid-tied PV applications. In this regard, the other 213 
topologies listed in table 2 encounter serious problems. The main disadvantage of the MI topologies 214 
in [24] and [25] is that they require a complicated control approach to balance the voltages across the 215 
capacitors. The voltage balancing system of these topologies should sense the direction of the ac 216 
current and the capacitor voltage magnitude, and then the sensed values are processed though the 217 
processor to execute the right switching pattern to balance the voltage of the capacitors. However, 218 
this does not happen in the other topologies and the proposed one. Notably, the topology in [23], 219 
[25], [27] and [28] suffer from high inrush currents in the charging stage of the capacitor. Owing to 220 
the controlled voltage balancing of the capacitors, the inrush current does not appear in [31] and [33] 221 
topology. In the proposed topology and the topology in [29], the inrush current is limited through 222 
the charging inductor. As it is seen in table 2, the proposed inverter has fairly low TSV, high voltage 223 
gain and fewer components.  224 
4. Simulation Results 225 
In order to verify the performance of the proposed topology, both the single-phase and 226 
three-phase configurations are simulated under Mathlab/Simulink. The main parts in the considered 227 
configurations are assumed to be a fifteen-level CMI. The simulated models are tested under off-grid 228 
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and grid-tied modes. In the off-grid mode, a general dc source supplies the load through the 229 
proposed topology.  230 
4.1. Off-grid mode  231 
As illustrated earlier, the three-phase and single-phase configurations only differ in the input 232 
current shapes. For this reason, mostly the single-phase configuration is investigated. Table 3 shows 233 
the characteristics of the utilized components in the off-grid mode. Figure 7(a) shows the output and 234 
capacitor voltages under no-load condition. A Fast Fourier Transform (FFT) analysis of the output 235 
voltage is depicted in figure 7(b). 236 
Table 3. Components of the Off-grid Model. 
Component Value Component Value 
Vdc 46 V Lch(3ϕ) 0.5 mH 
Power rating 550 W C1, C2, C3 3300 µF 
Lch(ϕ) 1.8 mH fsw 5 kHz 
Reference voltage 220 V (RMS), 50 Hz 
 237 
  
(a) (b) 
Figure 7. Simulation results of the single-phase configuration in the off-grid mode (no-load 
condition): (a) capacitor and output voltages; (b) FFT analysis of the output voltage 
Furthermore, the output voltage, load current, and capacitor voltages, when supplying a purely 238 
resistive load of 0.55 kW, are shown in figure 8(a). As seen in figure 8(a), under this condition, the 239 
voltage across the capacitors is properly balanced through the charging circuit. Additionally, the 240 
capacitor currents along with the input current under the studied loading condition are shown in 241 
figure 8(b). It can be seen that the charging unit can properly limit the inrush current of the 242 
capacitors. However, the main demerit of the charging process is the discontinuity of the input 243 
current due to the absence of a path for the input current when developing the highest negative 244 
voltage level.  245 
  
(a) (b) 
Figure 8. Simulation results of the single-phase configuration in the off-grid mode (under a purely 
resistive loading condition): (a) load current along with the capacitor and output voltages; (b) 
capacitor and input currents. 
In order to demonstrate the ability of the proposed topology to provide reactive power, a 246 
resistive-inductive load of 0.5 kW+0.35 kVar is connected. Figure 9(a) shows the output voltage and 247 
load current under the mentioned condition. As shown in figure 9(a), the proposed topology can 248 
satisfactorily supply the reactive power. Additionally, the voltage stress and current of the charging 249 
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switches are shown in figure 9(b). According to figure 9(b), it is known that the charging switch in 250 
the last cells can tolerate the highest voltage stress. 251 
  
(a) (b) 
Figure 9. Simulation results of the single-phase configuration in the off-grid mode (under a 
resistive-inductive loading condition): (a) load current and output voltage; (b) voltage stress 
and current of the charging switches. 
As mentioned previously, a three-phase configuration of the proposed topology draws a 252 
continuous current from the input side. This is proven by considering a three-phase fifteen-level 253 
configuration, which supplies a balanced three-phase load under three loading cases (3.8 kW, 4.8 254 
kW+1.2 kVar, 3 kW+1.2 kVar). The input current of the phases and the total input current under the 255 
mentioned loading condition are shown in figure 10(a). As it is seen in figure 10(a), the input current 256 
is a continuous current. Moreover, the output voltages together with the load current under the 257 
mentioned condition are shown in figure 10(b) and (c), respectively. When the freewheeling diode is 258 
removed, the capacitors are exposed to overvoltage at the initial instance. Soft starting strategies can 259 
be employed to avoid the overvoltage of the capacitors. 260 
 
(a) 
 
 
(b) (c) 
Figure 10. Simulation results of the three-phase configuration in the off-grid mode: (a) input current of 
the phase and total input current; (b) load current; (c) output voltage. 
5. Grid-tied mode 261 
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Similar to the off-grid mode, a fifteen-level configuration of the proposed topology is used to 262 
deliver the desired powers to the grid. To this end, the ac components are transferred to the dq0 263 
frame and two proportional-integral (PI) controllers are employed to control the active and reactive 264 
powers. Table 4 shows the characteristics of the considered system.  265 
Table 4. component of the grid-connected model 
Ki 42.3 Grid-side filter 2.8 mH + 30 mΩ 
Kp 700 fsw 5 kHz 
maxg
V
 320 V Lch 1.8 mH 
f 50 Hz C1, C2, C3 3300 µF 
The simulation results of the single-phase grid-connected model are shown in figure 11. The 266 
desired (reference) and delivered active power to the grid is shown in figure 11(a). The reference of 267 
the active power can be obtained by the MPPT system in PV applications. The reference and 268 
developed reactive powers are exhibited in figure 11(b). As shown in figure 11(b), the proposed 269 
topology has succeeded to provide a bidirectional reactive power flow. The input current is depicted 270 
in figure 11(c). The output voltage of the inverter along with the injected current is exhibited in 271 
figure 11(d).  272 
  
(a) (b) 
  
(c) (b) 
Figure 11. Simulation results of the single-phase grid-connected model: (a) the developed and reference of 
the active power; (b) the developed and reference of the active power; (c) input current; (d) output voltage 
and load current. 
It should be pointed out that one of the significant features of the proposed MI topology is its 273 
ability to eliminate the leakage current in grid-tied PV systems without using any additional 274 
components.  275 
Furthermore, the simulation results of a grid-connected three-phase model are demonstrated in 276 
figure 12. The injected active and reactive powers to the grid are depicted in figures 12(a) and (b). As 277 
it is seen in figure 12, the proposed MI has deservedly developed the desired powers.  278 
  
(a) (b) 
Figure 12. Simulation results of the active and reactive power of the three-phase grid-connected 
model: (a) the injected active power to the grid; (b) the injected reactive power to the grid. 
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As discussed previously the three-phase configuration of the proposed topology draws a 279 
continuous current from the dc-link. Figure 13(a) shows the input current and proves this. In order 280 
to investigate the leakage current, a parasitic capacitor of 200 nF is considered between the negative 281 
pole of the dc-side and ac-ground, figure 13(b) shows the leakage current. As shown in figure 13(b), 282 
the RMS value of the leakage current is in the acceptable range. However, it is possible to reduce it 283 
through a proper control and/or switching approaches. It is worth mentioning that since the 284 
proposed topology does not use PV modules inside the H-bridge cells, there are no inter-module 285 
leakage currents.   286 
  
(a) (b) 
Figure 13. Simulation results of input and leakage current of the three-phase grid-connected model: 
(a) input current; (b) leakage current. 
Furthermore the output voltage and the injected current are shown in figure 14. It is to be noted 287 
that this paper is not aimed at designing a proper control system. It is possible to obtain a more 288 
accurate result through a precise control approach.  289 
 
Figure 14. Simulation results of the output voltage and injected current of the three-phase 
grid-connected model. 
5. Experimental Results 290 
5.1. Off-gird Results  291 
In order to validate the feasibility of the proposed topology, a laboratory-scale prototype is 292 
tested. Figure 15 depicts the employed prototype and table 5 lists the utilized components. It should 293 
be noted that the level-shifted SPWM strategy is adopted to compute the switching signals.  294 
Table 5. Electrical Parameters and Component Specifications 
Component Specification 
Electrical 
parameter 
Value 
Main Switches IRFP350 Resistive load 550 W 
Charging switches IRFP460 RL load 650 VA 
Opto-coupler TLP250 Vout(RMS) 220 v, 50 Hz 
Capacitors 3300 µF Vdc 47 V 
Lch 2.8 mH fsw 5 kHz 
Diodes FFPF20UP40S # of HB cells 3 (15-level) 
 295 
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 296 
Figure 15. Experimental setup of the proposed topology (15-level). 297 
Figure 16 exhibits the output voltage under the no-load condition and the FFT analysis of the 298 
voltage. As it is seen, the harmonics around the fundamental frequency have negligible magnitude, 299 
while the harmonics around the multiples of the switching frequency are of high amplitude. Since 300 
these harmonics are far away from the fundamental frequency, they can easily be eliminated using 301 
small filters. 302 
 
Figure 16. Measured output voltage of the proposed single-phase configuration (15-level) under 
no-load condition and its FFT analysis. 
The output voltage along with the load current, when the prototype supplies a purely resistive 303 
load of 550 W is shown in figure 17(a). In order to assess the voltage ripple of the capacitors, the ac 304 
components of the capacitor voltages are shown in figures 17(b), (c) and (d). Additionally, the 305 
charging current of the capacitor under 550 W load is shown in figure 17(e). As it is seen, there is no 306 
sharp spike on the charging current of the capacitors, which implies that the charging inductor 307 
smoothen the charging currents.  308 
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(c) (d) 
 
(e) 
Figure 17. Experimental results under a purely resistive loading condition: (a) output voltage and 
load current under the purely resistive loading condition; (b), (c), and (d) ac components of the 
capacitor voltages; (e) input current and charging current of the capacitors. 
In order to prove the capability of the proposed topology to provide reactive power, a 309 
resistive-inductive load of 500 W+350 Var is then considered. Figure 18 exhibits the output voltage 310 
and load current under this condition. As it can be seen, the proposed topology can supply the 311 
reactive power without any constraints.  312 
 313 
Figure 18. Output voltage and load current under the inductive-resistive loading condition. 314 
5.2. Grid-tied results 315 
In order to extract the grid-tied results a seven-level prototype with two cells is employed. The 316 
characteristic of the prototype and grid is listed in table 7. In this test the sample based current 317 
control is used to inject the desired active and reactive powers to the grid. 318 
Table 7. Component Of The Grid-Connected Model. 
Main Switches FQA14N30 Grid-side filter 1.73 mH 
Charging switches STP30NM30N Switching frequency (fsw) 22 kHz 
RMS grid voltage 220 V Lch 1.6 mH 
Grid frequency (f) 50 Hz C1, C2,  3300 µF 
Three scenarios are considered in grid-tied test. In the first scenario a pure active power of 1.5 319 
kW is injected to the grid. The injected current and grid voltage under this condition are shown in 320 
1V/div 
10ms/div 
 
1V/div 
10ms/div 
 
10ms/div 
Load current 5 A/div) 
10A/div 
Output voltage (100 v/div)  
Ic1 
10 ms/div 
Ic2 
Ic3 
Iin 
10ms/div 10A/div 
10A/div 
10ms/div 
10A/div 10ms/div 
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figure 19(a). The FFT analysis of the injected current under the mentioned condition is shown in 321 
figure 19(b). Furthermore, the output voltage of the inverter along with the provided current is 322 
shown in figure 19(c).  323 
 324 
  
(a) (b) 
 
(c) 
Figure 19. Grid-tied results of the active power: (a) grid voltage and injected current; (b) FFT analysis 
of the injected current; (c) output voltage and current of the prototype. 
In the second scenario the active power of 1.2 kW and reactive power of 0.9 kVar is injected to 325 
the grid and in the third scenario the active power of 1.2 kW is injected to the grid and reactive 326 
power of 0.9 kVar absorbed from the grid. The grid voltage together with the injected current to the 327 
grid is shown in figure 20(a) and (b). 328 
  
(a) (b) 
Figure 20. Grid-tied results of the injected current: (a) the output voltage and load current when injecting 
the active and reactive current to the grid; (b) grid-voltage and injected current when injecting the active 
power and absorbing the reactive power. 
The seven-level prototype for grid-tied application is exhibited in figure 21. 329 
Grid voltage [200 V/div] 
FFT analysis 
Output voltage of converter [200 V/div] 
Grid voltage [200 V/div] 
Injected  current  [10 A/div] 
Injected  current  [10 A/div] 
Injected  current  [10 A/div] 
Injected  current  [10 A/div] 
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 330 
Figure 21. Seven-level setup for grid-tied application. 331 
 332 
6. Conclusion 333 
In this paper, a single-source high step-up asymmetric power converter topology was 334 
proposed. The proposed topology offers several advantages in many industrial applications such as 335 
PV, fuel cell and etc. It is synthesized with two parts, namely the main and charging parts. The main 336 
part is the same as the conventional asymmetric CMI with certain capacitors instead of the isolated 337 
dc sources. The charging part, however, consists of charging switches, a charging inductor, a 338 
freewheeling diode, and one dc source. The main feature of the proposed topology is to provide a 339 
common-ground for ac and dc sides, which eliminates the leakage current in grid-tied PV 340 
applications. It also has the ability to boost the input voltage. Thus, in the grid-tied PV applications, 341 
bulky and expensive transformers can be avoided. Moreover, it uses only one dc source, at the 342 
expense of using many switches, employing many switches can be count as the main demerit of the 343 
proposed inverter. Simulations and experiments were performed to verify the effectiveness of the 344 
proposed topology. Through simulations, the performances of the suggested topology with single- 345 
and three-phase configuration in both off-grid and grid-tied conditions were assessed. In the 346 
experimental tests, the performance of the proposed topology was studied in the presence of a 347 
550-VA load. Moreover, using a 1.5 kVA seven-level prototype the grid-tied results were provided. 348 
Both results have demonstrated the feasibility of the proposed multilevel inverter in terms of the 349 
ability to develop a boosted voltage of high quality using only one dc source. 350 
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